

TFF1012HN

Integrated mixer oscillator PLL for satellite LNB

Rev. 1 — 10 October 2013 Product data sheet

1. General description

The TFF1012HN is an integrated downconverter for use in Low Noise Block (LNB) convertors in a 10.7 GHz to 12.75 GHz K_u band satellite receiver system.

2. Features and benefits

- Low current consumption integrated pre-amplifier, mixer, buffer amplifier and PLL synthesizer
- Flat gain over frequency
- Single 5 V supply pin
- Low cost 25 MHz crystal
- Crystal controlled LO frequency generation
- Switched LO frequency (9.75 GHz and 10.6 GHz)
- Low phase noise
- Low spurious
- Low external component count
- Alignment-free concept
- ESD protection on all pins

3. Applications

- K_u band LNB converters for digital satellite reception (DVB-S / DVB-S2)

4. Quick reference data

Table 1. Quick reference data

V_{CC} = 5 V; T_{amb} = 25 °C; f_{LO} = 9.75 GHz or 10.6 GHz; f_{xtal} = 25 MHz; Z_0 = 50 Ω unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{CC}	supply voltage	RF input and IF output AC coupled	[1]	4.5	5	5.5	V
I_{CC}	supply current	RF input and IF output AC coupled	[1]	-	52	-	mA
NF_{SSB}	single sideband noise figure			-	9	-	dB
$f_{i(RF)}$	RF input frequency	low band		10.7	-	11.7	GHz
		high band		11.7	-	12.75	GHz
G_{conv}	conversion gain	measured at low band f_{IF} = 1450 MHz and high band f_{IF} = 1625 MHz		-	30	-	dB

Table 1. Quick reference data *...continued*

V_{CC} = 5 V; T_{amb} = 25 °C; f_{LO} = 9.75 GHz or 10.6 GHz; f_{xtal} = 25 MHz; Z_0 = 50 Ω unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
s_{11}	input reflection coefficient	$f_{i(RF)}$ = 10.7 GHz to 12.7 GHz	-	–10	-	dB
s_{22}	output reflection coefficient	$f_{o(IF)}$ = 950 MHz to 2150 MHz; Z_0 = 75 Ω	-	–10	-	dB
$IP3_o$	output third-order intercept point	carrier power = –10 dBm (measured at output)	-	17.5	-	dBm

[1] DC values.

5. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
TFF1012HN	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1

6. Block diagram




Fig 1. TFF1012HN block diagram

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

7. Functional diagram




Fig 2. Functional diagram

8. Pinning information

8.1 Pinning




Fig 3. Pin configuration

8.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
GND	0	ground (exposed die pad)
RF_GND3	1	RF ground. Connect this pin to the exposed die pad landing.
RF_GND1	2	RF ground. Connect this pin to the exposed die pad landing and the RF input CPW line.
n.c.	3	not connected. Connect to RF on PCB. [1]
RF	4	RF input.
RF_GND2	5	RF ground. Connect this pin to the exposed die pad landing and the RF input CPW line.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Table 3. Pin description *...continued*

Symbol	Pin	Description
GND1	6	Ground. Connect this pin to the exposed die pad landing and the RF input CPW line.
n.c.	7	not connected. Use this pin to route the ground layer on top of the PCB to the exposed die pad.
LF	8	Loop filter PLL. Connect loop filter between this pin and VREG (pin 9).
VREG	9	Regulated output voltage for PLL loop filter. Connect loop filter to this pin. Decouple against die pad via pin 7.
HB	10	High band / low band selection. Connect this pin to the tone detector or to a logic signal.
XO2	11	Crystal connection 2. Connect crystal between this pin and XO1 (pin 12).
XO1	12	Crystal connection 1. Connect crystal between this pin and XO2 (pin 11).
GND2	13	Ground. Connect this pin to the exposed die pad landing.
IF	14	IF output
IF_GND	15	IF output ground. Connect this pin to the exposed die pad landing and the output transmission line ground.
V_{CC}	16	Supply voltage

[1] The distance between the outer edges of pin 2 and 3 is 740 μm. This gives an optimum transition from a 1.1 mm wide, Z_0 = 50 Ω line on RO4223 Printed-Circuit Board (PCB) material of 0.5 mm height to the TFF1012HN.

9. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		−0.5	+6	V
$V_{I(HB)}$	input voltage on pin HB		−0.5	+6	V
T_{stg}	storage temperature		−40	+125	°C

10. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		4.5	5	5.5	V
$V_{I(HB)}$	input voltage on pin HB		0	-	5.5	V
T_{amb}	ambient temperature		−40	+25	+85	°C
Z_0	characteristic impedance		-	50	-	Ω
$f_{i(RF)}$	RF input frequency	low band	10.7	-	11.7	GHz
		high band	11.7	-	12.75	GHz
f_{LO}	LO frequency	low band	-	9.75	-	GHz
		high band [1]	-	10.6	-	GHz
$f_{o(IF)}$	IF output frequency	low band	0.95	-	1.95	GHz
		high band	1.1	-	2.15	GHz
$C_{L(xtal)}$	crystal load capacitance		-	10	-	pF
ESR	equivalent series resistance		-	-	40	Ω
f_{xtal}	crystal frequency		-	25	-	MHz

[1] For a 10.75 GHz LO frequency, select high band and use a crystal with frequency 10.75 GHz / 424 = 25.353774 MHz.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

11. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-c)}$	thermal resistance from junction to case		35	K/W

12. Characteristics

Table 7. Characteristics

V_{CC} = 5 V; T_{amb} = 25 °C; f_{LO} = 9.75 GHz or 10.6 GHz; f_{xtal} = 25 MHz; Z_0 = 50 Ω unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I_{CC}	supply current	RF input and IF output AC coupled	[1]	-	52	-	mA
$\varphi_{n\lambda(itg)}$	integrated phase noise density	integration offset frequency = 10 kHz to 13 MHz; loop bandwidth = crossover bandwidth		-	1.4	-	°RMS
NF_{SSB}	single sideband noise figure	measured at low band f_{IF} = 1450 MHz and high band f_{IF} = 1625 MHz		-	9	-	dB
G_{conv}	conversion gain	measured at low band f_{IF} = 1450 MHz and high band f_{IF} = 1625 MHz		-	30	-	dB
ΔG_{conv}	conversion gain variation	over whole IF band		-	2.0	-	dB
		in every 36 MHz band		-	0.5	-	dB
s_{11}	input reflection coefficient	$f_{i(RF)}$ = 10.7 GHz to 12.7 GHz		-	−10	-	dB
s_{22}	output reflection coefficient	$f_{o(IF)}$ = 950 MHz to 2150 MHz; Z_0 = 75 Ω		-	−10	-	dB
$IP3_o$	output third-order intercept point	carrier power is −10 dBm (measured at the output)		-	17.5	-	dBm
$P_{L(1dB)}$	output power at 1 dB gain compression			-	6	-	dBm
$V_{IL(HB)}$	LOW-level input voltage on pin HB			-	-	0.8	V
$V_{IH(HB)}$	HIGH-level input voltage on pin HB			2.0	-	-	V
$R_{pd(HB)}$	pull-down resistance on pin HB			80	110	140	kΩ

[1] DC values.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

13. Application information




Fig 4. Application diagram of TFF1012HN

Table 8. List of netnames

See Figure 4.

Netname	Description
GH	Gate voltage of 1st stage LNA. Horizontal polarization
DH	Drain voltage of 1st stage LNA. Horizontal polarization
GV	Gate voltage of 1st stage LNA. Vertical polarization
DV	Drain voltage of 1st stage LNA. Vertical polarization
G2	Gate voltage of 2nd stage LNA
D2	Drain voltage of 2nd stage LNA
HB	High band oscillator supply control
LB	Low band oscillator supply control

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.





Fig 5. LNB system block diagram with TFF1012HN

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

14. Package outline

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm **SOT763-1**



DIMENSIONS (mm are the original dimensions)

UNIT	$A^{(1)}$ max.	A_1	b	c	$D^{(1)}$	D_h	$E^{(1)}$	E_h	e	e_1	L	v	w	y	y_1
mm	1	0.05 0.00	0.30 0.18	0.2	3.6 3.4	2.15 1.85	2.6 2.4	1.15 0.85	0.5	2.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT763-1	- - -	MO-241	- - -			~~02-10-17~~ 03-01-27

Fig 6. Package outline SOT763-1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

15. Abbreviations

Table 9. Abbreviations

Acronym	Description
CPW	CoPlanar Waveguide
DVB-S	Digital Video Broadcasting by Satellite
DVB-S2	Digital Video Broadcasting - Satellite - Second generation
ESD	ElectroStatic Discharge
IF	Intermediate Frequency
K_u band	K-under band
LO	Local Oscillator
PFD	Phase Frequency Detector
pHEMT	Pseudomorphic High Electron Mobility Transistor
PLL	Phase-Locked Loop
V/T	Voltage / Tone
XO	Crystal Oscillator

16. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TFF1012HN v.1	20131010	Product data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

19. Contents

1	**General description**	**1**
2	**Features and benefits**	**1**
3	**Applications**	**1**
4	**Quick reference data**	**1**
5	**Ordering information**	**2**
6	**Block diagram**	**2**
7	**Functional diagram**	**3**
8	**Pinning information**	**3**
8.1	Pinning	3
8.2	Pin description	3
9	**Limiting values**	**4**
10	**Recommended operating conditions**	**4**
11	**Thermal characteristics**	**5**
12	**Characteristics**	**5**
13	**Application information**	**6**
14	**Package outline**	**8**
15	**Abbreviations**	**9**
16	**Revision history**	**9**
17	**Legal information**	**10**
17.1	Data sheet status	10
17.2	Definitions	10
17.3	Disclaimers	10
17.4	Trademarks	11
18	**Contact information**	**11**
19	**Contents**	**12**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 October 2013
Document identifier: TFF1012HN